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Abstract: The paper introduces dual Toffoli and Peres reversible gates, which operate under disjunctive control, 
and shows their functionality based on the Barenco et al. quantum model. Both uniform and mixed polarity are 
considered for the controls.  Rewriting rules are presented, which provide a possible reduction of the number of 
gates and quantum cost of reversible (sub)circuits using standard Toffoli or Peres gates. Finally, a Clifford+T 
realization of a dual Toffoli and a dual Peres gate is shown, which may be used when mapping reversible circuits 
to the IBM quantum computers. 




One of the earliest contributions to the development of reversible/quantum circuits is due to T. Toffoli [30], [31], 
who proposed a functionally complete reversible circuit, that soon became known as “Toffoli gate”, distinguishing 
two control bits and a target bit, preserving the control bits and inverting the target bit when the conjunction of the 
control bits became true. This reversible gate has intensively been used ever since and has received several 
“extensions”, like multi-controlled Toffoli gates and their decomposition as V-shaped cascades of elementary 
Toffoli gates and ancillary bits [5], a quantum realization model [5]. mixed polarity controlled Toffoli gates [14], 
[26], and, in recent times, Clifford-T realizations [1] and mappings to the IBM QX quantum computers [1], [3]. 
Together with the Toffoli gate, the NOT gate and CNOT, the controlled NOT gate, are the basic components of 
reversible circuits. Their symbolic representation is shown in Fig. 1. 
 
       The realization of minimal (irreversible) binary circuits is known to be in NP [32]. Due to the constraints 
imposed by reversibility, like no feedback and no fan-out of gates, it is assumed that the synthesis of minimal 
reversible/quantum circuits is also in NP. The synthesis of reversible/quantum circuits is, therefore, mostly based 
on heuristics [4], [7], [8], [9], [11], [], [15], [17], [25], [27], [28], [29]. Post-processing optimization of circuits 
has been applied, mainly using Templates [], [24] and rewriting rules [26]. One of the most frequently mentioned 
alternative for the realization of reversible/quantum gates is based on ion traps, after the seminal work of A. 




   
   
 
                                            t’ = t ⊕ 1                       t’ = t ⊕ c2                       t’ = t ⊕ c1c2 
 
Fig. 1: Basic reversible gates: NOT, CNOT, and Toffoli 
 
 
      In the present paper Toffoli gates with disjunctive control [18], [19] will be presented, including mixed 
polarity. This kind of Toffoli gates will be called dual. Similarly for the case of Peres reversible gates. Some 
authors call them simply OR-Toffoli and OR-Peres gates. (e.g. [2], [18]). Rewriting rules will be developed for 
the Post-processing of circuits, allowing to replace, when applicable, sub-circuits based on classical reversible 




     Definition 1: A disjunct controlled dual Toffoli gate has the following behavior: the target bit will be inverted 
iff the disjunction of the binary control signals is true, i.e. if any or both control bits have the value 1. The gate 
remains inhibited if both controls have the value 0. 
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     Its symbol, its quantum model under positive polarity, (similar to the Barenco et al. [5] model) and its 
specification matrix [18] are shown in Fig 2, where the connection between a control bit and the target inverter is 
represented by a triangular symbol ▼, (in black when the expected control signal is 1), which is close to the 
disjunction sign ⋁ of the Mathematical Logic. In the classical reversible gates the connection between a control bit 
and the target is represented by a black dot if the activating control signal has the value 1 or a white dot if the 
activating control signal has the value 0 [14], [26]. In what follows, as a matter of fairness, the quantum model 
will be called Barenco et al. model. This model shows that the dual Toffoli gate, as the classical Toffoli gate, has 
a quantum cost of 5. 
      In the Barenco et al. model, the matrix specification of the V-gate is the square root of the matrix specification 
of the NOT gate [5]. Therefore V∙V = NOT. 
 
      
          
          
           
 




1 + 𝑖 1 − 𝑖
1 − 𝑖 1 + 𝑖
] 































































































































Fig.2: Symbol, Barenco et al. quantum model,  
and matrix specification of the basic disjunct controlled dual Toffoli gate. 
 
     It is simple to see in the Barenco et al. model of Fig. 2 that if c1 has the value 1  (“c1 is 1”)  and c2 has the value 
0 (“c2 is 0”)  the first V-gate will become active, and the second one will be inhibited, thus behaving as the identity. 
Furthermore, c1 will activate the CNOT gates, producing a “local 1” that will activate the third V-gate. Finally, the 
cascade of the two active V-gates produce the expected NOT behavior. (Notice that the last CNOT gate only 
recovers the original value of c2). 
     In the case that c1 is 0 and c2 is 1, the first V-gate and the CNOT gates will be inhibited, whereas the second and 
the third V-gates will be activated and their product will produce the expected NOT behavior.  
     Finally, if both c1 and c2 are 1, the two first V-gates become activated and produce the expected NOT behavior. 
Since the CNOT gates will also become activated by c1 they will produce a local 0 by negating c2, inhibiting the 
third V-gate. 
     It is simple to see that if both c1 and c2 are 0, then all gates will be inhibited. 
     This analysis clearly shows that the dual Toffoli gate becomes active, when the disjunction –(OR)– of the 
control signals is true. Furthermore, the target line of its Barenco et al. model contains only V-gates, whereas in 
the case of classical Toffoli gates the target line contains two V-gates and one adjoint V-gate [5}. 
Definition 2: A basic dual Toffoli gate stays under mixed polarity, if it becomes active when both control signals 
are different. 
     Fig. 3 shows dual Toffoli gates under mixed polarity, where if a 0 control signal is meant to be effective, then 
a white triangle will be placed on the control line, in analogy to the “white dots” of the conjunctive case (see e.g. 
[14]). The "=" sign in Fig. 3 refers to the functionality, not to the structure of the gates. Furthermore, the Barenco 
et al. type of quantum models only illustrate the functionality of the gates. Prevailing “quantum technologies” may 
not necessarily support negative control of elementary quantum gates. 
    The gates of Fig. 3 become active when at least one of the controls is effective, i.e. when a white triangle is 
driven by 0 or a black triangle is driven by 1. The gates become inhibited, when both controls are ineffective. 
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Fig. 3: Dual Toffoli gates with mixed polarity and their  
Barenco et al. functional quantum models. 
 
     Finally, a dual Toffoli gate, which becomes active when any or both controls have the value 0 is shown in Fig. 
4. In this case it is said that the gate has negative polarity. 
 
 
Fig. 4: Dual Toffoli gate with negative polarity and its 
Barenco et al. functional quantum model. 
 
     As mentioned earlier, the role of the last CNOT gate of the Barenco et al. models is the recovering of the initial 
value of c2, but it does not affect the target output. If this gate is deleted, the target will not be affected, but the 
output at the middle qubit will change. It is possible to conclude that the modified gate has the behavior of a Peres 
gate [23], or more precisely, that of a dual Peres gate. From Figs. 3 and 4 it may be seen that to cancel the last 
CNOT gate, “a similar one” should be added in cascade. (Color consistency should be observed, as in the original 
Peres gate under mixed polarity). As shown in Fig. 5, the polarity of the gate will affect the output at the middle 
qubit. 
     Recall that a Peres gate is not self-inverse. If the inverse is needed, its Barenco et al. model is the mirror of that 
of the original gate. 
 
 
Fig. 5: Dual Peres gates under different polarities 
obtained from dual Toffoli gates 
(a), (b): 𝑐′1 = 𝑐1 ;  𝑐2
′ = 𝑐1 ⨁𝑐2 ;  (c), (d): 𝑐′1 = 𝑐1 ;  𝑐2
′ = 𝑐1 ⨁𝑐2 
(a) 𝑡′ = 𝑡 ⊕ (𝑐1  ∨  𝑐2) ; (b) 𝑡
′ = 𝑡 ⊕ (𝑐1  ∨   𝑐2) ; (c) 𝑡
′ = 𝑡 ⊕ (𝑐1  ∨  𝑐2) ; (d) 𝑡
′ =  𝑡 ⊕ (𝑐1  ∨   𝑐2)  
 
     In early applications using the Peres gate a symbolic representation was done comprising a Toffoli gate and an 
additional CNOT gate, meant to cancel the last CNOT of the corresponding Barenco et al. model (See e.g. [11] 
Fig. 10). This representation is also used in Fig. 5. Since this representation seemed to be possibly misleading, 
because the symbolic Peres gate looked more complex than the Toffoli gate instead of being simpler, some authors 
started to use another symbol for the Peres gate, including a double circle on the bit that should output the sum of 










Fig. 6: (a), (b) Prevailing symbols for the Peres gate. 
(c)iAdapted symbol for the dual Peres gate. 
 
     With respect to the inverse Peres gate the most frequently used symbol found in the literature consists of a 
CNOT gate followed by a Toffoli gate, i.e. it is the “mirror” of Fig. 6(a). This is consistent with the Barenco et al. 
quantum model for this gate, since it is the mirror of the model for the original Peres gate. For the case of inverse 





Fig. 7: (a) Symbol for the inverse Peres gate. 
(b)iSymbol for the inverse dual Peres gate. 
 
     Still an important structural aspect of dual Toffoli gates has to be considered: the scalability, i.e. the possibility 
of building multicontrolled dual Toffoli gates, and their decomposability into circuits of basic dual Toffoli / dual 
Peres gates. A direct realization of a dual Toffoli gate with 3 controls adapted from [20] is shown in Fig. 8, where 





1/2 1 − 𝑖1/2
1 − 𝑖1/2 1 + 𝑖1/2




Fig. 8: Direct realization of a dual Toffoli gate with 3 controls: t’ = t ⊕ (c1 ∨ c2 ∨ c3) 
 
Table 1: Proof of correctness of the circuit of Fig. 8: 
c1 1 0 1 0 1 0 1 
c2 0 1 1 0 0 1 1 


















     From Table 1 it becomes apparent that for any combination of control signals such that c1 ∨ c2 ∨ c3 ≠ 0, four 
W-gates will be active and their cascade –(product)– will generate the expected 3-controlled NOT behavior. If all 
three control signals have the value 0, then the dual Toffoli gate will be inhibited. 
     A particular property of this design, which is not based on [5], (but has the same cost –(13)– as the realization 
in [5]), is the fact that if the value of the controls are expressed in the bit reverse coding, (as shown in Table 1), 
then where a single 1 appears, the corresponding bit controls its associated W-gate and, where more than one 1 
appears, the upper and the lower 1’s indicate the positions of controls, such that the upper one indicates the control 
of a CNOT (placed on the line indicated by the lower 1), that will drive the control of the target gate. As an 
extension of the simple dual Toffoli gate, the last two CNOT gates recover the control values of c1 and c2. As 
shown in [21] this method allows a straightforward extension to a larger number of controls. If k controls are 
considered, the target will have 2k-1 equal gates, each one realizing the (2k-1)-th root of NOT. Since for every 
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control vector –(except the 0 vector)- 2k-1 target gates become activated, their product returns the expected 
controlled negation. 
 
       Instead of a direct realization of a k-controlled dual Toffoli gate, it is possible to realize, as frequently done 
with classical Toffoli gates, a V-shaped decomposition based on simpler gates following [5], but requiring ancilla 
lines driven by 0, as shown in Fig. 9. 
 








                                           ⋮                       ⋮ 
 





Fig. 9: Decomposition of a k-controlled dual Toffoli gate based on basic dual Toffoli gates. 
 
     The basic dual Toffoli gates at the right hand side of the V-shaped decomposition are meant to recover the 
control signals. The realization cost may be reduced if the V-components (except for the bottom one) are dual 
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     Rewriting rules comprise indications on how to move gates within a circuit and replace sub-circuits with simpler 
ones. (See e.g. [26]). Templates [24] comprise pairs of sub-circuits, where one has the inverse functionality of the 
other. (Their cascade leads to an identity). The simpler will be used. 
     In the case of dual Toffoli gates, most rewriting rules may be obtained based on construction, considering that 
x ⋁ y =  x ⊕ y ⊕ xy  = x ⊕ 𝑥y = y ⊕ x𝑦 and also that x ⋁ y = ?̅??̅?. This is shown in Fig. 11, which, as the basic 

















































































Fig. 10: Basic straightforward rewriting rule: 
𝑐1̅𝑐2̅  = 𝑐2  ⊕ 𝑐1𝑐2̅ = 𝑐1  ⨁ 𝑐1̅𝑐2 = 𝑐1 ∨ 𝑐2 




Proof of equivalence:    𝑡′ =  𝑡 ⊕ (𝑐1⋁ 𝑐2)   =  𝑡 ⨁𝑐1⨁𝑐2⨁𝑐1𝑐2  =  𝑡 ⨁𝑐2⨁𝑐1𝑐2 
Rule 2:  
 
 




Proof of equivalence: :   𝑡′ = 𝑡 ⨁ (𝑐
1
∨ 𝑐2) ⨁ ?̅?2 =  𝑡 ⨁ 𝑐1⨁ 𝑐2 ⨁ 𝑐1𝑐2 ⨁𝑐2̅ = 𝑡 ⨁ 1 ⨁𝑐1𝑐2̅ = 𝑡 ⊕ (?̅?1 ∨ 𝑐2)   
Rule 4: 
 
Proof of equivalence:     𝑡′ =  𝑡 ⊕ (𝑐1 ⋁𝑐2) ⊕ 𝑐2̅  =   𝑡 ⊕ 𝑐2 ⨁𝑐1 ⨁𝑐2⨁ 𝑐1𝑐2 =  𝑡 ⊕ 1 ⊕ 𝑐1 ⊕ 𝑐1𝑐2  = 𝑡 ⊕ 𝑐1 ⊕ 𝑐1𝑐2 
But also                               𝑡 ⨁1 ⨁𝑐1 ⨁ 𝑐1𝑐2 = 𝑡 ⨁1 ⨁  𝑐1𝑐2 = 𝑡 ⨁ (𝑐1 ∨ 𝑐2) 
 
Rule 5:  
 
 
Proof of equivalence:   𝑡′ = 𝑡 ⨁ ?̅?1 ⨁(𝑐1 ∨ 𝑐2) =  𝑡 ⨁ ?̅?1⨁ 𝑐1⨁ 𝑐2 ⨁ 𝑐1𝑐2  = 𝑡 ⊕ 1 ⊕  𝑐2 ⊕ 𝑐1𝑐2 = 𝑡 ⊕ 1 ⨁?̅?1𝑐2  
But also                        𝑡 ⊕ 1 ⊕  𝑐2 ⊕ 𝑐1𝑐2 = 𝑡 ⊕ (𝑐1⋁ 𝑐2) 
 
t                             t‘ 
t                             t‘ 
t                     t‘ 
t                      t‘ 
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Rule 6: 
           
Proof of equivalence:   𝑐1
′  = 𝑐1 ⊕ (𝑐2  ⋁  𝑡) =  𝑐1  ⊕ 𝑐2  ⊕ 𝑡 ⊕ 𝑐2𝑡 =  𝑐1 ⊕ 𝑐2 ⊕ 𝑐2𝑡    ;      𝑐2
′  = 𝑐2 
                                     𝑡′ = 𝑡 ⊕ 𝑐1
′𝑐2  = 𝑡 ⊕ (𝑐1 ⊕ 𝑐2 ⊕ 𝑐2𝑡) 𝑐2 = 𝑡 ⊕ 𝑐1𝑐2 ⊕ 𝑐2 = 𝑡 ⊕ 𝑐1𝑐2 
However, if both sides of 𝑡′ =  𝑡 ⊕ 𝑐1̅𝑐2  are multiplied by 𝑐2̅, then 
                                     𝑐2𝑡
′ =  𝑐2𝑡 
and                               𝑐1
′  = 𝑐1 ⊕ 𝑐2 ⊕ 𝑐2𝑡′ 




Proof of equivalence:         𝑡′ = 𝑡 ⊕ (𝑐1 ∨ 𝑐2) = 𝑡 ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑐1𝑐2  = 𝑡 ⊕ 𝑐2 ⊕ 𝑐1𝑐2 
                                                 𝑐′1 = 𝑐1 ⊕ (𝑡′ ∨ 𝑐2) =  𝑐1 ⊕ 𝑡′ ⊕  𝑐2 ⊕ 𝑡
′𝑐2 =   𝑐1 ⊕ 𝑐2 ⊕ 𝑡





Proof of equivalence:         𝑡′ = 𝑡 ⊕ (𝑐1 ∨ ?̅?2) =  𝑡 ⊕ 𝑐1  ⊕ ?̅?2 ⊕ 𝑐1?̅?2    = 𝑡 ⊕ 𝑐2 ⊕ 𝑐1𝑐2 
                                                𝑐1
′ =  𝑐1  ⊕ (𝑡
′ ∨ 𝑐2) =  𝑐1  ⊕ 𝑡





Proof of equivalence:        𝑡′ = 𝑡 ⊕ (𝑐1 ∨ 𝑐2) =  𝑡 ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑐1𝑐2   = 𝑡 ⊕ 𝑐2  ⊕ 𝑐1𝑐2  
                                                     𝑐1
′ = 𝑐1 ⊕ (𝑡




Proof of equivalence:        𝑐1
′ = 𝑐1  ;   𝑐2
′ =  𝑐1 ⊕  𝑐2  
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Proof of equivalence:          𝑡′ =  𝑡 ⊕ (𝑐1 ∨ 𝑐2) =  𝑡 ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑐1𝑐2  =  = 𝑡 ⊕ 𝑐2  ⊕ 𝑐1𝑐2    ;  𝑐2
′ = 𝑐2              
                                                      𝑐1






Proof of equivalence:        𝑐1
′ = 𝑡  ⊕ 𝑐1   ;     𝑐2
′ = 𝑡 ⊕ 𝑐2 
                                                    𝑡′ = 𝑡 ⊕ (𝑐1
′  ∨ 𝑐2
′ ) = 𝑡 ⊕ ((𝑡 ⊕  𝑐1) ∨ (𝑡 ⊕ 𝑐2)) = 
                                                    =  𝑡 ⊕ 𝑡 ⊕ 𝑐1 ⊕ 𝑡 ⊕ 𝑐2 ⊕ (𝑡 ⊕ 𝑐1)(𝑡 ⊕ 𝑐2) =             
                                              = t ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑡 ⊕ 𝑡𝑐1 ⊕ 𝑡𝑐2 ⊕ 𝑐1𝑐2 = 𝑐1𝑡  ⊕ 𝑐2𝑡 ⊕ 𝑐1𝑐2 
In the circuit at the right:            
                                                    𝑡′ = 𝑡̅  ⊕ 𝑐1′  𝑐2′  =  𝑡  ⊕ (𝑡  ⊕ 𝑐1)(𝑡  ⊕ 𝑐2) = 𝑐1𝑡  ⊕ 𝑐2𝑡 ⊕ 𝑐1𝑐2 
 




Proof of equivalence:       Let c0 = t ⊕ c1 
                                          𝑡′ = 𝑡 ⨁  (𝑐0 ⋁ 𝑐2) = 𝑡 ⊕ 𝑐0 ⊕ 𝑐2 ⊕ 𝑐0𝑐2 = 𝑡 ⊕ 𝑐0 ⊕ 𝑐0𝑐2    
                                              𝑐1′ = 𝑐0 ⊕  𝑡′    






Proof of equivalence:     Let t0 = 𝑡 ⨁  (𝑐1⋁𝑐2) = 𝑡 ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑐1𝑐2 
                                            𝑐1
′ = 𝑡0  ⨁ 𝑐1 = 𝑡 ⊕ 𝑐1 ⊕ 𝑐2 ⊕ 𝑐1𝑐2  ⊕ 𝑐1  = 𝑡 ⨁𝑐1𝑐2 
                                            𝑡′ = 𝑡0  ⊕ 𝑐1
′ = 𝑐1  
Notice that in the circuit at the right the first three CNOT gates swap c1 and t. 
     These 14 rewriting rules do not cover all possible simplifications, but should be considered as motivating 
examples offering new possibilities for post-processing of prevailing Toffoli circuits. This may be considered as a 
“bottom-up” approach. A direct approach has been integrated in an evolutionary design system [6] by including 
the dual gates in the gates library, obtaining positive results. A “top-down” approach was suggested in [18] starting 
from the specification of a function as a polynomial and searching for sub-expressions of the type “x ⊕ y ⊕ xy” 
or equivalents. Polynomial expressions may be obtained from the value vector of a function with the Reed-Muller 
transform (see e.g. [10]). 
 
     The next step will be the study of dual gates at the level of their Clifford-T model and evaluate their performance 
in the context of the IBM-QX quantum computers [1], [3]. Fig. 11 shows a possible Clifford-T realization of a 
dual Toffoli gate based on the equality x ∨ y = 𝑥 ⊕ ?̅?𝑦, (recall Fig. 10), and an ?̅?𝑦 gate with optimal T-count of 7 
and T-depth of 4, [2]. Fig 12 shows a possible Clifford-T realization of a dual Peres gate based on a 1 ⊕ ?̅??̅? gate 









Fig. 11: Clifford-T realization of a dual Toffoli  










      Dual Toffoli and Peres gates have been presented and their functionality introduced, based on an adapted  
Barenco et al. model for the classical Toffoli gate. A possible way of using these gates to improve existing 
reversible/quantum Toffoli circuits in form of rewriting rules, are discussed. Prevailing circuits may be improved 
with the rewriting rules by reducing the number of gates and quantum cost. Some examples on the realization of 
benchmarks may be found in [6]. Finally, a possible Clifford-T realization of dual Toffoli and Peres gates with 
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